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[57] ABSTRACT
An improved pulse stretching circuit comprising: a
high speed wide-band amplifier connected in a fast
charge integrator configuration; a holding circuit in-
cluding a capacitor connected in parallel with a dis-
charging network which employs a resistor and an
FET; and an output buffer amplifier. Input pulses of
very short duration are applied to the integrator
charging the capacitor to a value proportional to the
input pulse amplitude. After a predetermined period
of time, conventional circuitry generates a "dump
pulse" which is applied to the gate of the FET making
a low resistance path to ground which discharges the
capacitor. When the dump pulse terminates, the cir-
cuit is ready to accept another pulse to be stretched.
The very short input pulses are thus stretched in width
so that they may be analyzed by conventional pulse
height analyzers.
8 Claims, 1 Drawing Figure
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^ PEAK.HOLDING CIRCUIT FOR EXTREMELY
 BRIEp DESCRIPTION QF THE DRAWINGS
The FIGURE is a schematic diagram of the pulse
ORIGIN OF THE INVENTION stretching circuit of the present invention.
The invention described herein was made in the per- 5 DESCRIPTION OF THE ILLUSTRATED
formance of work under a NASA contract and is sub- EMBODIMENT
ject to the provisions of Section 305 of the National
Aeronautics and Space Act of 1958, Public Law Referring to the drawing the peak holding circuit of
85-568 (72 Stat 435- 45 U S C 2457) the Present invention is indicated generally at 10. The
' ' 10 circuit 10 has a signal input terminal 11 which is con-
BACKGROUND OF THE INVENTION nected through a series input resistor 14 to the invert-
1. Field of the Invention !n8 inPut 12 °/an operational amplifier 13. The non-
The present invention relates to pulse stretchers, and r?Tf iT. ,?« f S™"1^'13 " * gr°Und P°~
.- „ .. • • j i . . t. r tential. The output 16 of the amplifier 13 is connected
more specially to an improved pulse stretcher for ac- ,5 {he anode of a c, ing diode 17 which has its cath.
ceptmg an input pulse having an extremely short time
 ode connected to the input 12. A frequency compen-
duration and producing an output pulse of a predeter-
 sating network comprising a parallel combination of a
mined longer duration which can be analyzed with con- resistor 18 and a variable capacitor 19 is connected to
ventional pulse height analyzers. the output 16 of the amplifier 13 and to the cathode of
2. Brief Description of the Prior Art 20 a diode 20 which has its anode connected to the input
A problem encountered when using conventional 12. As illustrated, the amplifier 13 is connected in a fast
pulse stretching circuits is that a varying frequency re- charge integrator configuration. The diode 20 compen-
sponse is introduced during the stretching. Elimination sates for nonlinearities of the diode 21.
of the frequency dependency of the circuit may often The output 16 of the amplifier 13 is also connected
necessitate excessive compensation which can reduce 25 to the cathode of a coupling diode 21, which has its
the sensitivity of the circuit to very narrow pulses. In anode connected to the non-inverting input 22 of a sec-
conventional systems, the frequency dependency is ond operational amplifier 23. The amplifier 23 is con-
often caused by the varying time constant of the block- nected in the unity gain configuration, having its output
ing diode employed between the amplifiers and charg- „ 24 connected directly to the inverting input 25.
ing capacitor employed in such systems. 3° . Also connected with the input 22 of the amplifier 23
In general, prior art circuits employed for pulse >s a variable holding circuit 26 which mcludes a capac,-
stretching have had either no compensating networks °r "' a Le*lstor. f' ™d a FieW-Effect Transistor
or have had such excessive compensation that the ad- £ IPT V reS1St°r ^ and the dra'tn and ™™ °
. . . . . . . . . the FET 29 are connected in series, between the input
vantages gamed in using modern high speed opera- 35
 22 and ground> and the capacitor 27 is connected in
tional amplifiers have been destroyed.
 paral,e, wkh the resistor 2g an(J the FET „ The gate
SUMMARY OF THE INVENTION 29a of the FET 29 is connected to a conventional
threshold discriminator circuit 30 that determines
The circuit of the present invention employs a wide-
 whether a valid pulse is present at the input to the sys-
band amplifier connected in a fast charge integrator 40
 tem JQ.
configuration. The integration is provided by a feed-
 A feedback resistor 31 connects the output 24 of the
back network which compensates for nonlinearities in amplifier 23 to the input 12 of the amplifier 13 and de-
the blocking diode employed to couple the input stage termines the gain of the circuit 10.
of the circuit to the following circuitry. The holding cir- The stretched signal is present at a signal output ter-
cuit which determines the output pulse width is regu- minal 32. which is connected to the output 24 of the
lated by a stable voltage controlled switching means. amplifier 23. The signal at the terminal 32 may be sup-
With the described arrangement, the circuit of the plied to the input terminal of a pulse height analyzer
present invention provides an improved pulse stretcher (not illustrated).
circuit which enables the analysis of pulses having up ,Q The peak holding circuit 10 of the present invention
to one-tenth the pulse widths normally required by con- '* intended primarily for use in conjunction with pulse
ventional pulse height analyzers. High speed, wide- , hei8ht analyzers for analyzing the amplitudes of nu-
band amplifiers may be employed in the circuit of the clear Pulses which occur at random time intervals and
present invention without need for excessive frequency are of short duration' J? operation, the circuit 10 of the
compensation. As a result, the circuit of the present in- 55 prfent 'nventlont IS des'gned to ^"P1, an<J **?&
vention exhibits an improved response time and is us- on'y P°s'*lve '"putpu ses. If a negative pulse should ap-
..
 ff • pear at the input 11, the diode 17 prevents the output
able over a wider range of frequencies. £
 w from J( ^ tOQ far itiveHthus increasing ?he
In an exemplary embodiment, the circuit of the pres-
 nse dme of the ^j^ ,-, by drivj ^ * ^
ent invention can accept pulses as narrow as 50 nano-
 ward unky ^e output at 16 wiu be itive for a
second and stretch them as much as 2 microseconds or «>
 tive input and the diode 21 wil, be reversed biased pre.
more. The circuit also has the capability of handling venting the signal from appearing at the input 22 to the
pulse widths having a range of from 50 to 3,200 nano- amplifier 23.
seconds. When a valid positive signal is present at the terminal
Other features and advantages of the present inven- n, the amplifier 13 will produce a negative output
tion will become more readily apparent from the fol- which will forward bias the diode 21 allowing the ca-
lowing specification, the related drawings, and the pacitor 27 to charge to a voltage proportional to the
claims. peak input voltage. After the capacitor is charged to
3,869,624
the peak value, the input pulse is stretched by the cir-
cuit 26. The width of the pulse is determined by a man-
ual setting, for example a variable resistor 30a, in the
circuit 30. The circuit 30 generates a "dump pulse"
when the signal has been stretched the length of time
determined by the setting of resistor 30a. In operation,
the dump pulse is used to turn on the FET 29 which es-
sentially shorts the capacitor 27 to ground, thus dis-
charging the capacitor.
The amplifier 23 acts as a buffer and is used to isolate
the amplifier 13 as well as to drive auxiliary equipment.
The output at 2.4 of the amplifier 13 is also connected
to the resistor 31 which is connected to the input 12 of
amplifier 13. The voltage gain of the circuit 10 is deter-
mined by the parallel combination of resistors 18 and
31 divided by resistor 14.
The electrical components identified in the following
listing were employed in the construction of one em-
bodiment of the circuit 10.
TABLE
RESISTORS
Reference Rating
Character In Ohms
CAPACITORS
Reference Rating In
Character Picofarads
14
18
28
1.2K
5.IK
39.9
19
27 -
18-28 adj.
100
DIODE
Reference
Character
17
20
21
Manufacturer
Hewlett Packard
Hewlett Packard
Hewlett Packard
Specification
HPA 8082-2810
HPA 8082-28 10
HPA 8082-28 10
10
15
20
25
30
AMPLIFIERS
Reference
Character
13
23.
Manufacturer
Intronics
National Semicon-
ductor Corporation
Specification
A502
NH0033
Reference
Character
TRANSISTORS
Manufacturer Specification
29 Texas Instruments N-Channel FET
While the circuit of the present invention has been
described for use with nuclear pulses, it will be appreci-
ated that other usages of the invention are possible.
Other usages and modifications are also within the pur-
view of the invention and the foregoing disclosure and
description of the invention is illustrative and explana-
tory thereof and various changes in the details of the
illustrated construction may be made within the scope
of the appended claims without departing from the
spirit of the invention.
I claim: _ . ^
1. A circuit for lengthening the time" duration of an
electrical pulse comprising: .- .
a. first input amplifying means;
b. an integrating feedback loop connected between
the output and one input of said amplifying means
for frequency control;
c. coupling means connecting the output of said first
amplifying means with one input of a second ampli-
fying means;
d. compensating means included in said integrating
feedback loop for compensating for nonlinear
characteristics in said coupling means;
e. pulse width control means having an input supplied
with said electrical pulse and an output applied to
said second amplifying means for regulating the
width of pulses output from said second amplifying
means; and
f. threshold discriminating means included in said
pulse width control means for determining the
presence of an electrical pulse having predeter-
mined electrical characteristics at the input to said
first amplifying means whereby only pulses having
such predetermined characteristics have their
widths regulated by said control means.
2. A circuit as defined in claim 1 wherein:
a. said first input amplifying means includes a differ-
ential input operational amplifier;
b. said feedback loop includes a first leg having a par-
allel RC circuit connected in series with a first
diode and a second leg, in parallel with the first leg
and including a second diode; and
c. the anode of said first diode and the cathode of
said second diode are connected to the inverting
input of said first amplifying means.
3. A circuit as defined in claim 2 wherein:
a. said second amplifying means includes an opera-
tional amplifier connected in the unity gain config-
uration;
b. said coupling means includes a diode having its
cathode connected to the output of said first ampli-
fying means;
c. said pulse width control means includes a holding
circuit formed by a charging capacitor connected
in parallel with an FET controlled discharge cir-
cuit; and
d. the output of said holding circuit is connected to
the non-inverting input of said second amplifying
means.
4. A circuit as defined in claim 3 wherein the output
35 of said threshold discriminating means is connected to
the gate of said FET for generating a dump pulse to dis-
charge the charge on said charging capacitor.
5. A circuit as defined in claim 1 wherein the output
of said second amplifying means is fedback to said first
4g amplifying means.
6. A circuit as defined in claim 5 wherein:
a. said first input amplifying means includes a differ-
ential input operational amplifier;
b. said feedback loop includes a first leg having a par-
allel RC circuit connected in series with a first
diode and a second leg, in parallel with the first leg
and including a second diode; and
c. the anode of said first diode and the cathode of
said second diode are connected to the inverting
input of said first amplifying means.
7. A circuit as defined in claim 6 wherein:
a. said second amplifying means includes an opera-
tional amplifier connected in the unity gain config-
uration;
b. said coupling means includes a diode having its
cathode connected to the output of said first ampli-
fying means;
c. said pulse width control means includes a holding
circuit formed by a charging capacitor connected
in parallel with an FET controlled discharge cir-
cuit; and
d. the output of said holding circuit is connected to
the non-inverting input of said second amplifying
- means.
8. A circuit as defined in claim 7 wherein the output
55 of said threshold discriminating means is connected to
the gate of said FET for generating a dump pulse to dis-
charge the charge on said charging capacitor.
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